

WHAT IS CLAIMED IS:

1 1. A flat panel display device with polycrystalline silicon thin film transistor

2 comprising:

3 a pixel portion divided into gate lines and data lines and equipped with a thin film

4 transistor driven by signals applied by the gate lines and data lines; and

5 a driving circuit portion comprising one or more thin film transistors connected to the

6 gate lines and data lines respectively to apply signals to the pixel portion, wherein the average

7 number of grain boundaries of polycrystalline silicon which are formed in active channel regions

8 of the one or more thin film transistors installed at the driving circuit portion and meet a current

9 direction line is at least one or more less than the average number of grain boundaries of

10 polycrystalline silicon which are formed in active channel regions of the thin film transistor

11 installed at the pixel portion and meet a current direction line for a unit area of active channels.

1 2. The flat panel display device with polycrystalline silicon thin film transistor

2 according to claim 1, wherein a shape of the grains of polycrystalline silicon is anisotropic, and

3 the grain boundaries are primary grain boundaries.

1 3. The flat panel display device with polycrystalline silicon thin film transistor

2 according to claim 1, wherein a shape of the grains of polycrystalline silicon is anisotropic, and

3 the grain boundaries are side grain boundaries of anisotropic grains.

1 4. The flat panel display device with polycrystalline silicon thin film transistor

2 according to claim 1, wherein:

3 the polycrystalline silicon grain boundaries formed in active channel regions of the one or
4 more thin film transistors installed at the driving circuit portion are arranged in such a way that
5 the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle
6 of – 45 to 45°;

7 the polycrystalline silicon grain boundaries formed in active channel regions of the thin
8 film transistor installed at the pixel portion are arranged in such a way that the polycrystalline
9 silicon grain boundaries are inclined to the current direction line at an angle of – 45 to 45°; and

10 the length of the active channels of the thin film transistor installed at the pixel portion is
11 longer than length of the active channels of the one or more thin film transistor installed at the
12 driving circuit portion.

1 5. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 1, wherein:

3 the polycrystalline silicon grain boundaries formed in active channel regions of the one or
4 more thin film transistors installed at the driving circuit portion are arranged in such a way that
5 the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle
6 of 45 to 135°; and

7 the polycrystalline silicon grain boundaries formed in active channel regions of the thin
8 film transistor installed at the pixel portion are arranged in such a way that the polycrystalline
9 silicon grain boundaries are inclined to the current direction line at an angle of – 45 to 45°.

1 6. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 1, wherein:

3 the polycrystalline silicon grain boundaries formed in active channel regions of the one or

4 more thin film transistors installed at the driving circuit portion are arranged in such a way that
5 the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle
6 of – 45 to 45°;

7 the polycrystalline silicon grain boundaries formed in active channel regions of the thin
8 film transistor installed at the pixel portion are arranged in such a way that the polycrystalline
9 silicon grain boundaries are inclined to the current direction line at an angle of – 45 to 45°; and

10 the length of the active channels of the thin film transistor installed at the pixel portion is
11 the same as length of the active channels of the thin film transistor installed at the driving circuit
12 portion.

1 7. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 2, wherein the polycrystalline silicon is fabricated by a sequential lateral
3 solidification method.

1 8. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 3, wherein the polycrystalline silicon is fabricated by a metal induced lateral
3 crystallization method.

1 9. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 1, wherein shape of the grains of polycrystalline silicon is isotropic.

1 10. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 7, wherein a length of the active channels of the thin film transistor installed
3 at the pixel portion is the same as length of the active channels of the one or more thin film

4 transistors installed at the driving circuit portion.

1 11. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 7, wherein the polycrystalline silicon is formed by eximer laser annealing.

1 12. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 1, wherein the average grain size of polycrystalline silicon grains included in
3 active channel region of a gate in the driving circuit portion is larger than that of polycrystalline
4 silicon grains included in active channel region of a gate in the pixel portion.

1 13. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 1, wherein the flat panel display device is one of an organic electroluminescent
3 device and a liquid crystal display device.

1 14. A flat panel display device with polycrystalline silicon thin film transistor
2 comprising:

3 a switching thin film transistor for transmitting data signals; and
4 a driving thin film transistor for driving the organic electroluminescent device so that a
5 certain amount of current flows through organic electroluminescent device according to the data
6 signals, wherein the average number of grain boundaries of polycrystalline silicon which are
7 formed in active channel regions of the driving thin film transistor and meet a current direction
8 line is at least one or more greater than the average number of grain boundaries of polycrystalline
9 silicon which are formed in active channel regions of the switching thin film transistor and meet
10 a current direction line for a unit area of active channels.

1 15. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 14, wherein a shape of the grains of polycrystalline silicon is anisotropic, and
3 the grain boundaries are primary grain boundaries.

1 16. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 14, wherein a shape of the grains of polycrystalline silicon is anisotropic, and
3 the grain boundaries are side grain boundaries of anisotropic grains.

1 17. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 14, wherein:

3 the polycrystalline silicon grain boundaries formed in active channel regions of the
4 switching thin film transistor are arranged in such a way that the polycrystalline silicon grain
5 boundaries are inclined to the current direction line at an angle of – 45 to 45°;

6 the polycrystalline silicon grain boundaries formed in active channel regions of the
7 driving thin film transistor are arranged in such a way that the polycrystalline silicon grain
8 boundaries are inclined to the current direction line at an angle of –45 to 45°; and

9 the length of the active channels of the driving thin film transistor is longer than length of
10 the active channels of the switching thin film transistor.

1 18. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 14, wherein:

3 the polycrystalline silicon grain boundaries formed in active channel regions of the
4 switching thin film transistor are arranged in such a way that the polycrystalline silicon grain
5 boundaries are inclined to the current direction line at an angle of 45 to 135°; and

6 the polycrystalline silicon grain boundaries formed in active channel regions of the
7 driving thin film transistor are arranged in such a way that the polycrystalline silicon grain
8 boundaries are inclined to the current direction line at an angle of – 45 to 45°.

1 19. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 14, wherein:

3 the polycrystalline silicon grain boundaries formed in active channel regions of the
4 switching thin film transistor are arranged in such a way that the polycrystalline silicon grain
5 boundaries are inclined to the current direction line at an angle of – 45 to 45°;

6 the polycrystalline silicon grain boundaries formed in active channel regions of the
7 driving thin film transistor are arranged in such a way that the polycrystalline silicon grain
8 boundaries are inclined to the current direction line at an angle of – 45 to 45°; and

9 the length of the active channels of the driving thin film transistor is the same as length of
10 the active channels of the switching thin film transistor.

1 20. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 15, wherein the polycrystalline silicon is fabricated by a sequential lateral
3 solidification method.

1 21. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 16, wherein the polycrystalline silicon is fabricated by a metal induced lateral
3 crystallization method.

1 22. The flat panel display device with polycrystalline silicon thin film transistor

2 according to claim 14, wherein shape of the grains of polycrystalline silicon is isotropic.

1 23. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 22, wherein a length of the active channels of the driving thin film transistor
3 is the same as length of the active channels of the switching thin film transistor.

1 24. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 22, wherein the polycrystalline silicon is formed by eximer laser annealing.

1 25. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 14, wherein the average grain size of polycrystalline silicon grains included in
3 active channel region of a gate in the switching thin film transistor is larger than that of
4 polycrystalline silicon grains included in active channel region of a gate in the driving thin film
5 transistor.

1 26. The flat panel display device with polycrystalline silicon thin film transistor
2 according to claim 14, wherein the flat panel display device is one of an organic
3 electroluminescent device and a liquid crystal display device.

1 27. A CMOS thin film transistor characterized in that a P type thin film transistor and
2 an N type thin film transistor have a different number of primary grain boundaries of
3 polycrystalline silicon included in active channel regions, and the number of grain boundaries
4 included in the P type thin film transistor is at least one or more less than the number of grain
5 boundaries included in the N type thin film transistor.

1 28. The CMOS thin film transistor according to claim 27, wherein channel length of
2 the P type thin film transistor is the same as that of the N type thin film transistor.

1 29. The CMOS thin film transistor according to claim 27, wherein the primary grain
2 boundaries of polycrystalline silicon included in the active channel regions of the N type thin
3 film transistor and P type thin film transistor are perpendicular to a current flow direction.

1 30. The CMOS thin film transistor according to claim 27, wherein the polycrystalline
2 silicon is fabricated by a sequential lateral solidification crystallization method.

1 31. The CMOS thin film transistor according to claim 27, wherein the primary grain
2 boundaries are not included in the P type thin film transistor.

1 32. The CMOS thin film transistor according to claim 27, wherein the number of
2 primary grain boundaries included in the P type thin film transistor is 2 or less.

1 33. The CMOS thin film transistor according to claim 32, wherein the number of
2 primary grain boundaries included in the N type thin film transistor is 6, and the number of
3 primary grain boundaries included in the P type thin film transistor is 2.

1 34. The CMOS thin film transistor according to claim 27, wherein the CMOS thin
2 film transistor includes one of an LDD structure an off-set structure.

1 35. A display device using the CMOS thin film transistor of claim 27.

1 36. The display device according to claim 35, wherein the display device is one of a
2 liquid crystal display device and an organic electroluminescent display device.

1 37. A flat panel display device comprising green, red and blue pixel regions, and
2 driving thin film transistor for driving each of the pixels having the same length and width of
3 active channels, wherein the number of grain boundaries of polycrystalline silicon included in
4 active channel regions of the driving thin film transistor is different from each other for each
5 pixel.

1 38. The flat panel display device according to claim 37, wherein the green pixel
2 region has the largest number of the primary grain boundaries of polycrystalline silicon, and the
3 red pixel region and the blue pixel region have the same number of the primary grain boundaries
4 of polycrystalline silicon.

1 39. The flat panel display device according to claim 37, wherein the number of the
2 primary grain boundaries of polycrystalline silicon is increased in the order of green, blue and
3 red pixel regions.

1 40. The flat panel display device according to claim 37, wherein the green pixel
2 region and the blue pixel region have the same number of the primary grain boundaries of
3 polycrystalline silicon, and the red pixel region has the smallest number of the primary grain
4 boundaries of polycrystalline silicon.

1 41. The flat panel display device according to claim 37, wherein the grain boundaries

2 are perpendicular to current flowing direction in active channel regions of each driving thin film
3 transistor.

1 42. The flat panel display device according to claim 41, wherein the grain boundaries
2 are primary grain boundaries.

3 43. The flat panel display device according to claim 41, wherein the grain boundaries
4 are side grain boundaries of anisotropic grains.

1 44. The flat panel display device according to claim 43, wherein the flat panel display
2 device has the smallest number of primary grain boundaries included in active channel regions of
3 driving thin film transistor of the green pixel region.

1 45. The flat panel display device according to claim 44, wherein the number of
2 primary grain boundaries included in active channel regions of driving thin film transistor of the
3 blue pixel region is the same as or less than the number of primary grain boundaries included in
4 active channel regions of driving thin film transistor of the red pixel region.

1 46. The flat panel display device according to claim 37, wherein the flat panel display
2 device is one of a liquid crystal display device, an inorganic electroluminescent device and an
3 organic electroluminescent device.